
- The high-voltage power NOS has the advantage of highfrequency performance.
- Base transit time dominates the maximum \mathcal{I}_T of the power bipolar transistor when the device approaches high-level injection.

Another basic difference between NCS and bipolar devices (not related to Johnson's limit) is the ability of bipolar transistors to achieve very low on-resistance through "conductivity modulation." The saturation characteristics of high-woltage N PN E bipolar transistors often exhibit two pronounced regions—the saturation () and quasi-satu-

ration (2) regions as illustrated in Fig. 3.31 [3.55]. When the transistor is in saturation, the P-K base-collector junction is forward biased and the high-level injection of minority carriers (holes) from the base into the N layer modulates all or part of the conductivity of this layer, thereby reducing collector resistance. The carrier distributions for (1) and (2) are plotted in Fig. 3.32.


To region (), the transistor is so heavily saturated that the injected hole concentration is greater than the impurity concentration N_D over the entire W layer. To




① = SATURATION ② = QUASI-SATURATION

Fig. 3.21. COMMON-EMITTER CHAR-ACTERISTICS OF THE N[†]PN^{*}K[†]. BIPOLAR FOMER TRANSISTOR WITH TWO REGIONS OF SATURATION.

maintain charge neutrality, the majority carriers (electrons) are supplied from the N⁺ substrate. The electron concentration is approximately equal to the hole concentration and, as a result, N layer resistivity is lowered by the excess carriers. Under this condition and based on the assumption that the hole lifetime is sufficiently large to make the hole diffusion length much greater than the N -region thickness, the



a. Region (1) in Fig. 3.31



CONDUCTIVITY MODULATED REGION

b. Region ② in Fig. 3.31

Fig. 3.32. CARRIER CONCENTRATIONS IN THE N LAYER.

voltage drop across the N layer $\rm V_{C}$ can be calculated by solving one-dimensional current-transport equations, resulting in [3.56]

$$v_{c} = \frac{kT}{Q} \ln \left[\frac{p(0)}{N_{D}} \right]$$
 (3.52)

where

_}

k = Boltzmann's constant

T = temperature ("K)

p(3) = injected hole concentration at the tase-collector junction

. 122

3

The magnitude of $V_{\rm C}$ can be estimated for a giver transistor having $p(0)/N_{\rm D}=300$ (base doping/collector doping). Substituting into Eq. (3.52) yields $V_{\rm C}\approx 150$ mV which indicates that the voltage drop across the N layer is determined by the injection level, not by the absolute value of $N_{\rm c}$.

This advantage would be lost, however, if the bipolar transistor is not as neavily saturated and the bole injection into the N layer is not sufficient enough to conductivity modulate all of the layer (region (2) in Figs. 3.31 and 3.32b). The base-collector junction is less forward biased as collector current is increased. The unmodulated resistance of the collector region will contribute to the total voltage drop in addition to the voltage drop across the modulated portion as defined in Eq. (3.52). Collector resistance increases as the base-collector junction is less forward biased, and the bipolar carresistance approaches that of the MCS.

Because the number of excess minority carriers in the collector also depends on minority lifetime, a direct trade-off exists between on-resistance and switching speed. As minority lifetime becomes longer in the base and collector, on-resistance becomes smaller but at the expense of switching speed. Reducing lifetime will increase the speed, but it will also raise the ph-resistance because it limits the extent of conductivity modulation (X' in Fig. 3.32b).

The one-dimensional structure in Fig. 3.33 is used to explain why the power MOSFET has a higher on-resistance. The TWO E⁺ regions (source and drain) are long enough to maintain thermal equilibrium.




Fig. 3.33. ONE-DIMENSIONAL MOS USEL TO EMPLACE WHOM
GO-RESISTANCE AND STRIGE ENJECTION.

123

when $T_{\rm DS}$ and $T_{\rm GS}$ are applied with the polarities shown, the FI junction is reverse biased and the surface R channel is formed. The electrons are injected from the R channel into the R region. When the injected electron density is much less than the background doping density (low-level injection), the device is in the obmic region and current flow is

$$J = \frac{\sigma v_n N_D V_{DS}}{L}$$
 (3.53)

where

 $N_{\rm p} =$ doping concentration in the N region

L = electron bulk mobility

 $\hat{L} = length of the N region$

The voltage drops at the N⁺ source and drain and the chemnal are normally negligible.

When injected electron density is comparable to tackground doping density, quasi-neutrality cannot be maintained because of the lack of available holes to compensate for the excess of electrons; the two N⁺ regions have a very low concentration of holes (*2.1 cm⁻³ for N⁺ = 10²⁰ cm⁻³) and are incapable of injection into the N region. The FN innetion is reverse blased and, as a result, the P-region is also incapable of injecting holes. At this point, injected charge becomes space charge and the current is completely space-charge limited (SCL). Sased on the assumptions that current is carried chiefly by drift and that diffusion and the dependence of mobility on the electric field are not taken into account, SCL current can be expressed [3.57] as

$$J_{SCL} = \frac{9\varepsilon_{SL} \mu_{R}}{\varepsilon_{L}^{3}} v_{DS}^{2}$$
 (3.54)

The crossover voltage V_{CO} at which the ohnic behavior changes to space-charge-limited behavior is obtained [3.58] by combining Eqs. (3.53) and (3.54).

$$v_{CO} = \frac{8cs_{D}^{2}}{9\varepsilon_{S1}}$$
 (3.55)

This crossover voltage can also be derived by equating the transit time of the injected carrier to the dielectric relaxation time of the N region; that is,

$$-\frac{1}{\mu_{n} v_{CO}^{2}/2} = \frac{\varepsilon_{si}}{\sigma} = \frac{\varepsilon_{si}}{N_{D} q_{E_{n}}}$$
 (3.56)

 $v_{co} = \frac{qR_0 \tilde{x}^2}{\varepsilon}$ (3.57)

which is identical to Eq. (3.55) except for the numerical values. This concept can be understood by noting that, if dielectric relaxation time is larger than transit time $(V_{\rm DS} > V_{\rm CO})$, the injected cerriers do not decay significantly while in transit through the % region and SCL current is maintained. When transit time is greater than relaxation time $(V_{\rm DS} < V_{\rm CO})$, however, quasi-neutrality holds and the current becomes ofmic.

The N[†] N[†] diode at high-level injection is therefore considered to be "single injection" (electrons only), which is in direct contrast to the P N N diode. When the P N N diode is forward biased, notes are injected from the P into the N region and, to maintain charge heutrality, the electrons are injected from the N to the N region to "neutralize" the excessive holes. The P N N diode thereby has a "double injection" (both electrons and holes). When excess carriers of only one type are injected, the current becomes SCL; however, if carriers of the other type are available to relax the injected-carrier space charge, considerably higher currents can be obtained. When the dansity of the injected carrier exceeds the background doping density, conductivity—modulation effects are observed.

At high-level injection, the voltage drop across the N layer is considerably different in the N N and F $_{\rm N}$ dicase. An estimate

125

of v_{OC} in the N⁺N N⁺ diode can be obtained from Eq. (3.37). When $v_{OC} = 3.5 \times 10^{14} \text{ cm}^{-3}$ and $v_{OC} = 33.37 \text{ m}$, $v_{OC} = 604 \text{ m}$; in contrast, the voltage drop in the N⁻ layer for the P⁺N R⁺ is *150 mV (Eq. (3.52)).

In the high-voltage VDMOS and under strong gate bias and low V_{DS} , the E region below the gate becomes the R^+ accumulation layer and, therefore, the VDMOS can be considered an enhancement MOS transistor in series with an N^+N^+ diode. At low V_{DS} , the device is omnic (low-level injection in the N^+N^- region). As calculated above, high-level injection requires V_{DS} to be *604 V. The enhancement MOS transistor will saturate long before this voltage is reached and, as a result, the space-charge-limited behavior is not observed in the power MOSERT.

In the high-voltage bipolar transistor, the base-collector region is essentially a p⁺N W⁺ diode. When the bipolar transistor is in heavy saturation, this diode is forward biased and is at high-level injection which results in a very low voltage drop as discussed above.

In conclusion, the vertical structures of the power MOS and bipolar devices are similar; however, their on-resistences differ greatly because of the fundamental differences in carrier injection and the transport mechanism. In the MOS, on-resistance is determined by the epitaxial bulk resistance. In bipolar devices, on-resistance is determined by the external biases and injection levels and epitaxial resistance is not important.

P. Summary

This chapter has described the wide range of voltage limitations existing in high-voltage power MOS transistors, the parasitic bipolar effects, and the ultimate Johnson limit. The analysis of dielectric breakdown led to the conclusion that oxide rupture can only occur between the gate and source, not between the gate and drain. Among the junction-edge termination techniques, the selection of one depends on efficient utilization of the silicon area and processing compatibility. The analysis of the punchthrough and bipolar latchback limits indicated that the switching requirement dV/dt places a constraint on channel thickness and doping under certain layout conditions and before bipolar turn-on. The punchthrough limit on the channel profile is effective only when the

)

channel contacts are adjacent to the gates. Simpler turn-or caused by weak avalanche in the static condition is very unlikely unless avalanche of the channel-drain junction is initiated near or under the gate; one such possibility is that the groove is etched too deeply in the VMOS.

Johnson's limit was considered for various devices. A new limit was defined, based on recent experimental bulk scattering-limited velocity data. The differences between HOS and bipplar translators were described in terms of frequency response and on-resistance.

Other limits in power transistors include the maximum allowable channel temperature, thermal properties of the device and package, and thermal fatigue. The maximum power-handling capability may be limited by these factors.

. 127

) .

Chapter IV

ELECTRON MOBILITY IN INVERSION AND ACCUMULATION LAYERS ON THERMALLY OXIDIZED SILICON SURFACES

Electron mobilities in surface inversion and accumulation layers are fundamental parameters in device design and circuit simulation. Their variations with substrate doping, vertical electric field, crystal orientation, substrate or back gate bias, temperature, and fixed oxide charge $Q_{\rm f}$ must be known quantitatively, therefore, if MCS transistor models are to simulate the actual devices. It has become apparent in modeling high-performance power MOSFETS (DMDS and VNDS) [4.1] that sufficient data for accurate modeling are not available in the literature.

Earlier experimental work on inversion-layer mobility has concentrated on Hall and field-effect mobilities [4.2,4.3,4.4]. There is very little existing data concerning the effective electron mobility in surface inversion layers (also known as conductivity mobility). This effective mobility appears in all theoretical models of MOS transistors and, as a result, its measurement is essential in MOS device modeling.

In most MOS structures, majority-carrier surface mobility plays an important role in device performance; depletion-mode transistors commonly employed in NMOS integrated circuits and the N drift region in the DMOS and power MOS are two examples. Electron mobility in surface accumulation layers has been characterized but only for a single-crystal orientation and one substrate-doping level [4.5].

High gate voltages reduce carrier mobility in the surface channel below it, and this factor must be considered in the modeling of MCS I-V characteristics as a function of gate drive. In addition, the knowledge of mobility variations with oxide charge and substrate doying concentration is essential for the accurate calculation of on-resistance, transconductance, and drain current. For example, the experimental mobility data described in this chapter have been used in several key equations in Chapter II, such as enhancement-mode channel resistance $T_{\rm E}(V_{\rm C})$ in Eq. (2.10), depletion-mode on-resistance $T_{\rm D}(V_{\rm C})$ in Eq. (2.13), device transconductance $T_{\rm E}$ in Eq. (2.25), and enhancement-mode frain current $T_{\rm C}$ in Eq. (2.50).

129

In this chapter, empirical relationships for mobility are derived as a function of the relevant substrate and electrical properties. These equations are valid over a wide range of parameters, which implies that they should be useful in device modeling and circuit simulation. Based on the observed variations of high-field mobility with the processing parameters, several conclusions concerning the optimal process conditions for maximizing mobility will be reached.

A. Experimental Techniques

The test structures used were large (500 \times 500 μ m²) NOS transistors for the surface-mobility measurements and MOS capacitors for the reasurement of oxide thickness, average surface doping concentration, and interface charge density (Q_f , and N_{it}). The devices were fabricated simultaneously on (100), (110), and (111) boron-doped substrates with concentrations ranging from 3 \times 10¹⁴ to 1.7 \times 10¹⁷ cm⁻³. Five MOS transistors with current flow in the major surface directions with respect to the three crystal orientations were included. Figure 1.1s is a photomicrograph of the test chip, and Fig. 4.1b shows the crystal orientations of the substrates and directions of current flow. The fixed oxide charge density Q_f was varied on separate wafers by using different oxidation temperatures (700° to 1107°C) and fast pulls from an oxygen ambient. Minimum Q_f values were obtained after N_f anneals following oxidation. A metal-gate process was selected for device fabrication.

Effective mobility was derived from dc drain-conductance $\varphi_{\overline{d}}$ measurements by means of a calculator-controlled automatic system [4.6] and was found to be related to drain conductance by

$$\nu_{\text{eff}} = \frac{(L/w) g_{d}}{c^{2} \ln v} v_{D}^{+0}. \tag{4.1}$$

where the total induced charge in the channel per unit area (4.7) is

$$qu_{inv} = c_0 \left[v_G - v_T - \frac{1}{2} \left(1 + \frac{a}{2\sqrt{\beta v_{so}}} \right) v_E \right]$$
 (4.2)

130

)




Fig. 4.1. EXPERIMENTAL TEST DEVICE FOR MOBILITY NEAS-UREMENTS.

b. Crystal orientations of substrates and directions of current flow

Here, C_O is the measured gate capacitance per unit area, $\beta \phi_{SO} = 2 \ln (N_A/n_1)$ is the band bending at the source end of the channel, $a = \sqrt{2} \cdot (K_S t_{OX}/K_{OX} L_B)$, and $L_B = \sqrt{kTK_S t_O/q^2 N_A}$ is the bulk Debye length. By extrapolation of the tangent at the point of inflection on the L_D vs C_C curve, the threshold voltage was determined from the zero current intercept V_{CC} to be

131

$$v_{\rm T} = v_{\rm GL} - \frac{1}{2} \left(1 + \frac{z}{2\sqrt{8z_{\rm SC}}} \right) v_{\rm D}$$
 (4.3)

It should be noted that effective mobility is distinct from the field-

$$\mu_{FE} = \frac{L/N}{C_O V_D} \left(\frac{dI_D}{dV_G} \right) \bigg|_{V_D \to 0}$$
(4.4)

The relationship between $\,\nu_{\mbox{\scriptsize eff}}\,$ and $\,\upsilon_{\mbox{\scriptsize FE}}\,$ is plotted in Fig. 4.2a where it can be seen that the mobility data obtained from the ga and $g_{_{\rm I\! I\! I\! I\! I}}$ measurements are identical at the point of maximum slope (near $V_{_{\rm I\! I\! I\! I\! I}}$ for low fast surface state density. Beyond the point of inflection, however, $\mu_{FE} < \mu_{eff}$ as is demonstrated in Fig. 4.2b. If μ_{FE} is used in device modeling, therefore, the currents and switching speeds will be underestimated.


Physical Mechanisms in Surface Carrier Scattering

Early analyses of electron mobility in surface inversion layers were generally based on the classical theory of diffused or partially diffused surface scattering [4.8,4.9,4.10]. In recent years, there have been extensive studies of the different scattering mechanisms in terms of the interface properties [4.11-4.14]. This section briefly reviews some of these investigations to serve as a basis for the discussion of the experimental results presented in this chapter.

Figure 4.3 is a schematic cross section of the Si/SiO, interface region of a MOSFET and its charge distributions; the Irregularity of the interface is also shown. This structure has been discussed by Cheng and Sullivan [4.11], and a similar model based on Auger studies has been proposed (4.15). The four types of charges existing at or near the interface are positive fixed oxide charge $\mathfrak{Q}_{\mathfrak{p}}$, interface state charge N which can be either positive or negative depending on whether it is a donor oracceptor, bulk ionized impurity charge $2_{
m B}$, and induced mobile electrons whose distribution is shown as a function of distance from the surface.

j.

J






Fig. 4:2. DEPINITION AND RELATIONSHIP BETWEEN EFFECTIVE MOBILITY Peff AND FIELD-EFFECT FOBILITY PFE.


The following scattering mechanisms may account for the mobility behavior in the region where the gate voltage is above threshold.

> Phonon scattering caused by the various modes of lattice vibration, including surface acoustic and optical phonons [4.13]: this scattering is significant at room temperature but is negligible at very low temperatures.

)

3

- Coulomb scattering as the result of charget centers, including fixed oxide charge, interface state charge, and localized charge caused by ionized impurities [4.12,4.13]: its effects are important in lightly inverted surfaces; high surface charge densities or substrate doping concentrations imply increased coulomb scattering. It becomes . less pronounced in a heavily inverted surface because of carrier screening.
- Surface-roughness scattering resulting from deviation of the interface from an ideal plane [4.11,4.14]: this type of scattering is dominant under strong inversion because the strength of the interaction is governed by the distance of the carriers from the surface; the closer the carriers are to the surface, the stronger the scattering.



- inversion-layer electron charge
- ionized impurity charge
- 3 Eixed oxide charge Q
- 4 interface state charge Nit

Fig. 4.3. THE SI/SIOZ INTERFACE AND ASSOCIATED ELECTRICAL CHARGES IN A MOSFET STRUCTURE.

The effectiveness of these mechanisms depends on the operating temperature and strength of the surface electric field. At low temperatures, sobility is determined by couloms scattering which dominates the low gate field and by surface-roughness scattering which dominates the high field. At room temperature, mobility is governed by coulomb scattering because of the charged centers and by phonon scattering in the low field. It is controlled by surface-roughness and phonon scattering under strong inversion.

In the weak-inversion (subtireshold) region, minority-carrier density fluctuations, generated by interface states and fixed oxide charges, are believed to account for the mobility variations [4.16]. At higher carrier densities (larger than 5 × 10 ¹¹ cm²), however, such fluctuations should have a negligible effect. Sections C and D will discuss mobility behavior only above threshold and, as a result, the observed data can be explained in terms of the three scattering mechanisms.

C. Electron Inversion-Tayer Mobility—Effects of Oxide Charges and Substrate Resistivity on Maximum Effective Mobility

Mobility near the threshold voltage at room temperature is governed by scattering caused by the interface charged centers and phonons except in more heavily doped samples where surface-roughness scattering may also become important. The effect of the impurity concentration on maximum effective mobility $\mu_{\rm max}$ is through the gate field required to produce surface inversion because mobility is a function of gate field rather than carrier density; more lightly doped samples have lower surface fields at the onset of inversion and correspondingly higher $\mu_{\rm max}$.

Figure 4.4 plots Γ_{max} at room temperature as a function of surface oxide charge density Q_{ϵ} at a number of substrate impurity concentrations. Mobility decreases hyperbolically with increasing Q_{ϵ} at a given doping level and is independent of surface orientation because both (111) - and (100) -oriented wafers were used. This behavior does not change with the doping concentration although, as expected, mobility does decrease as the concentration is increased. (It should be reminanted that this reduction is not a result of impurity scattering but of the higher vertical fields required to produce surface inversion.)




Fig. 4.4. PEAR EFFECTIVE MOBILITY AT . ROOM TEMPERATURE AS A FUNCTION OF SUB-STRATE DOPING CONCENTRATION AND FIXED OXIDE CHARGE DESETY.

The hyperbolic form of this mobility variation with $Q_{\underline{f}}$ can be predicted theoretically from a calculation of scattering by charged centers where the relaxation time is inversely proportional to $Q_{\mathbf{f}}$ and the relaxation time resulting from phonom and surface-roughness scattering is independent of $\,\varrho_{_{{\boldsymbol{f}}}}\,$ [4.17]. An empirical relationship for $\,\mu_{_{{\boldsymbol{m}}{\boldsymbol{a}}{\boldsymbol{x}}}}$ of $Q_{\mathbf{f}}$ and $N_{\mathbf{A}}$ is defined, therefore, as

$$p_{\text{max}} = \frac{p_0(\Sigma_2)}{1 + \gamma(\Sigma_2) | \mathcal{L}_2}$$
 (4.5)

. 1,36

rper-

 $M_{\rm R}$ = average surface impurity concentration (cm⁻³) $Q_{\frac{1}{2}} =$ oxide charge density in units of 10¹¹ cm⁻²

and α is a factor dependent on $N_{\underline{\alpha}}$ which must be determined experimentally.

To obtain the functional dependence of v_o and a on N_A , the inverse of μ_{max} is plotted in Fig. 4.5 as a function of $Q_{\mathbf{f}}$. The slope of each curve is proportional to α and the intercept is μ_n . Based on this figure,

$$y_0 = 3490 - 164 \log N_A$$

$$z_0 = -1.04 \times 10^{-1}$$

$$+ 1.93 \times 10^{-2} \log N_A$$

The accuracy of $\mu_{\mbox{\scriptsize max}}$ calculated from Eq. (4.5) is within #4 percent of the experimental data, with $N_{
m A}$ ranging from 2×10^{14} to 1.7×10^{17} cm⁻³ and $Q_{\rm g}$ from 0.4 × 10¹¹ to 7 × 10¹¹ cm⁻¹. Included in the figure are data taken from the literature [4.13,4.18] which are also in agreement with the formalism expressed in Eq. (4.5).

It should be noted that the horizontal axis in Fig. 4.5 and the charge density in Eq. (4.5) are both termed $Q_{\mathbf{f}}$. In most MOSFETs, the densities of other types of charged centers near the Si/SiO, interface are much smaller than $\,\varrho_{\rm f}^{}.\,\,$ The densities of interface states Nit, for example, are generally an order of




Fig. 4.5. INVERSE OF PEAK EFFECTURE HOBILETY VS $Q_{\mathbf{f}}$ AT VARIOUS SUBSTRATE DOTING CON-CENTRATIONS.

- 137

)

magnitude smaller than $Q_{\rm p}$ if an appropriate thermal anneal (400° to 500°C in at N, or N,/5, ambient) is included in the fabrication sequence [4.19]; all data reported here were obtained after such an enneal. Additional experiments varied the ratio of $Q_{\mathbf{f}}$ to $N_{\mathbf{it}}$ while holding the sum of the two constant, and these experiments indicated that, when Nit is not less than $Q_{\underline{r}}$, the appropriate charge density to use in Eq. (4.5) is the sum of the two.

In addition, charges in the bulk of the oxide greater than 50 Å from the Si/SiO, interface have little effect on mobility [4.20], as was confirmed in this study by mobility measurements of samples with deposited SiO, dielectrics. Such CVD oxides can have substantial bulk charges [4.21]. For example, the mobility of a sample with a measured effective Q_f of $\approx 7.6 \times 10^{11}/cm^2$ was found to be typical of a thermal oxide with $Q_{\rm s} = 3.2 \times 10^{11}/{\rm cm}^2$ (the surface mobility of the deposited oxide was substantially higher than would be inferred from its measured effective Q.). The reason for this behavior was most likely because much of the effective Q, was bulk oxide charge located far enough from the Si/SiO interface so as not to degrade mobility.

The empirical relationship expressed in Eq. (4.5) can yield an estimate of the mobility variation under various processing conditions and also indicates that deviations in the reported mobility data may be the result of variations in the density of interface charged centers. It should also be noted that the commonly used approximation wherein the surface inversion-layer sobility is assumed to be 50 percent of bulk mobility [4.22] is substantially in error under many conditions. For example, with reasonably low $q_{\mathbf{f}}$ densities $(1 \times 10^{11} \text{ cm}^2)$, electron surface mobility u varies between 75 and 85 percent of the bulk value at doping levels between 2×10^{14} and 1×10^{17} cm³. Figure 4.6 compares the inversion-layer and bulk mobilities vs substrate doping level at two values of Q_f . It is apparent that $\mu_{max} = 1/2 \mu_{bulk}$ a closer approximation at higher $Q_{\mathbf{r}}$; however, these values are not representative of MOS devices.




Fig. 4.6. INVERSION-LAYER PEAK MOBILITY μ_{max} AND BULK MOBILITY VS SUBSTRATE DOPING CONCENTRATION AT TWO VALUES OF OXIDE CRARGE DENSITY Q_{\mp} .

D. Electron Inversion-Layer Mobility--Variations of perf with Vertical Electric Field

 Peak Field at the Silicon Surface vs Average Field in the Inversion Layer

From Causs's law, the reak field at the silicon surface is

$$E_{si} = \frac{1}{\varepsilon_{si}} (Q_{inv} + Q_{B})$$
 (4.6)

where $Q_{\rm inv}=qN_{\rm inv}$ is the contribution from the induced mobile electrons in the inversion layer as defined in Eq. (4.2) and $Q_{\rm B}$ is the depletion charge per unit area. This peak field, however, is not encountered by most of the electrons in the inversion layer. From quantum—mechanical calculations of inversion-layer carrier distributions (4.23), the carriers are distributed in a caussian profile with the peak inside the silicon surface. If two substrate impurity doping levels are used

(even if E_{51} is adjusted to be the same), the everage field inside the two inversion layers can differ substantially, therefore, as illustrated in Fig. 4.7a. Two very different coping levels $(N_A=1\times 10^{17} \text{ and } 1\times 10^{14} \text{ cm}^{-3})$ were chosen to emphasize the difference in Q_B , and this difference causes the variations in the fields at the interface between the inversion and depletion layers. Consequently, the average field in the inversion layers E_{eff} will differ even when the same E_{51} is maintained. It would appear most appropriate, therefore, to consider nobility variation with E_{eff} rather than with the more commonly used E_{51} . The effective field in the inversion layer [4.24,4.25]


$$E_{\text{eff}} = \frac{1}{\varepsilon_{\text{si}}} \left(\frac{1}{2} Q_{\text{inv}} + Q_{\text{B}} \right)$$
 (4.7)

is illustrated in Fig. 4.7a, and the ratio of $E_{\rm eff}$ values at two doping levels is plotted in Fig. 4.7b as a function of $E_{\rm si}$. The lightly doped sample has a lower $E_{\rm eff}$ for the same $E_{\rm si}$, and the difference in $E_{\rm eff}$ becomes smaller as $E_{\rm si}$ increases. This partially explains why the published mobility curves for different doping levels tend to converge at high gate fields even if $E_{\rm si}$ is used to plot the data.


2. Hobility Variation with Effective Field

The concentration of bulk acceptors in or near the inversion layer is generally small; for example, 10^{15} cm⁻³ bulk acceptors in a 100 3 inversion layer leads to 10^{9} ions/cm² which is less than the density of the oxide and interface state charges. When mobility is plotted as a function of $E_{\rm eff}$, therefore, the effect of substrate impurity-doping levels can be largely removed at levels below 10^{17} cm⁻³; mobility is determined primarily by the effective field [4.25] because coulomb scattering is the result of interface charges rather than ionized impurity charges. In Fig. 4.8, substrate doping ranges from 3×10^{14} to 1.4×10^{17} cm⁻³. Except for the region near the caset of inversion in each

Exp. osed by J. Clemens of Bell Laboratories.



a. Peak electric field at the silicon surface and average electric field in the inversion layer



b. Ratio of the two effective fields

Fig. 4.7. EFFECT OF SUBSTRATE DOPING CONCENTRATION ON THE AVERAGE ELECTRIC FIELD.

. 141




Fig. 4.8. EFFECTIVE NOBILITY VS EFFECTIVE FIELD FOR FOUR SUBSTRATE DOPING CONCENTRATIONS.

sample, the difference in the mobility values is within 5 percent in the strong-inversion region for a given field. It should be noted that $\dot{Q}_{\rm f} = 1 \times 10^{11}~{\rm cm}^{-2}$ in all samples and that $\dot{Q}_{\rm f}$ can raise or lower the mobility curve.

The dependence of mobility on the gate field can be described by an empirical approximation in the form [4.26] of

$$\mu_{\text{eff}} = \mu_{\text{max}} \left(\frac{E_{c}}{E_{\text{eff}}} \right)^{C_{1}}$$
 (4.8)

where μ_{max} is the maximum value for a given doping level and $\Omega_{\mathbf{f}}$ value, and C_1 is an empirical constant independent of Q_f and a reak function of substrate doping,

$$c_1 = 0.341 - 5.44 \times 10^{-3} \log R_2$$
 (wet c_2) (4.9a)

= 0.313 - 6.05 ×
$$10^{-3}$$
 log N_k (dry O₂) (4.9b)

Typically, C_1 is on the order of 0.26 for a steam oxide and 0.22 for a dry 0_2 oxide. When normalized mobility $\mu_{\text{eff}}/\mu_{\text{max}}$ is plotted as a function of $\mathbf{E}_{\mathbf{eff}}$ on a log-log scale, $\mathbf{C}_{\mathbf{I}}$ is proportional to the slope of the curve and is a measure of the rate of mobility degradation with vertical field. The difference in C_1 between wet and dry O_2 grown oxides will be discussed in Section 4.

The constant E depends on both $K_{\mathbf{A}}$ and $Q_{\mathbf{f}}$. In a simplified approach, however, $N_{\underline{A}}$ is not taken into account because of the use of the effective field, and $E_{_{\mathbf{C}}}$ is expressed as a function of $Q_{_{\mathbf{f}}}$ only,

$$E_{c} = \lambda e (4.10)$$

where, for wet exidation, $A = 2.79 \times 10^4 \text{ V/cm}$ and $B = 8.96 \times 10^{-2}$ and, for dry oxidation, $A = 2.61 \times 10^4$ V/cm and B = 0.13 (both for $R_A = 4 \times 10^{14} \text{ cm}^{-3}$); Q_f is in units of 10^{11} cm^{-2} . The reason for using a lightly doped sample is to extend the range of the effective field where the mobility can be represented. By inserting Eqs. (4.9) and (4.10) into Eq. (4.8), mobility can be calculated as a function of gate field for various $Q_{\mathbf{f}}$ values. It should be emphasized again that the effect of substrate doping has been incorporated into the calculation of Eeff.

Past deficiencies in using one mobility curve for a lightly doped sample to represent a wide range of substrate resistivities have centered around the large discrepancy between the mobility of a lightly doped sample for a given field and the mobility of a heavily doped sample when the corresponding field is near its threshold voltage. This problem, clearly seen in Pig. 4.8, can be minimized by incorporating the Na depandence in Eq. (4.10) which yields

$$\varepsilon_{C} = \varepsilon_{CO}(u_{A}) \approx \frac{BQ_{\pi}}{\pi}$$
 (4.11)

Page 23 of 41

ì,

The dependence of E_{CO} on $N_{\rm A}$ is plotted in Fig. 4.2 and, based on a straight-line approximation to this data,

Document 595-5

$$E_{CO}(\aleph_A) = 2.054 \times 10^{-4} \aleph_A^{G.25}$$
 (4.12)




Fig. 4.9. DEPENDENCE OF THE CONSTANT E ON DOPING CONCENTRATION

although the influence of substrate dozing on the mobility variation with field is small, except at very high consentrations and low fields, oxide charge density $Q_{\mathbf{f}}$ has a strong impact on mobility over a wide range of surface fields. As can be seen in Fig. 4.10, the effect of $Q_{\mathbf{f}}$ is most pronounced at low fields: it decreases at high fields but is still very important over most regions of device operation.

3. Mobility Variation with Substrate Bias

Applying substrate bias v_{BS} changes the balk depletion charge $\varrho_B \cdot l\varrho_B$ is proportional to $(2\phi_f + v_{BS})^{1/2}$] and increases the threshold voltage which can now be expressed as

$$V_T(V_{BS}) = V_{FB} + 2\phi_E + \frac{Q_S(V_{BS})}{C_O}$$
 (4.13)

1




Fig. 4.10. EXPERIMENTAL ELECTRON INVERSION-LAYER MOBILITY VS EFFECTIVE FIELD AT VARIOUS VALUES OF $\,\,Q_{_{\rm F}}^{}$

Calculation of the effective field in the inversion layer is the same as in Eq. (4.7) except for the new values of V_T and Q_B ; $E_{eff}(V_{BS})$ now becomes

$$E_{\text{eff}}(V_{BS}) = \frac{C_o}{\varepsilon_{SL}} \left\{ \frac{1}{2} \left[V_G - V_T(V_{BS}) \right] + \frac{Q_B(V_{BS})}{C_o} \right\}$$
(4.14)

The effect of $V_{\rm RS}$ on mobility is to increase the surface field at the onset of inversion because of the rise in bulk charge. This is equivalent to a larger substrate impurity concentration but with no variation in the impurity concentration inside the inversion layer and, if the effective (average) gate field is used, the mobility curve of $V_{\rm RS}=0$ is still applicable [4.25]. The experimental data obtained at two doping levels with $V_{\rm RS}=-2$ and -4 V are plotted in Fig. 4.11. Except near the threshold voltage where there is a small difference, the mobility curve of $V_{\rm RS}=0$ is well represented at various substrate biases.




Fig. 4.11. EXPERIMENTAL ELECTRON INVERSION-LAYER MOBILITY VS EFFECTIVE FIELD AT TWO SUBSTRATE DOPING LEVELS. $V_{\rm BS}=0$, -2, and -4 V.

4. Hobility Variation at High Fields with Dry vs Wet O2 Thermal Oxidation

The effect of gate-exidation conditions on carrier mobilities has been studied, using (100) p-type substrates; two types of gate exides were grown in 950°C wet (95°C $\rm H_2O$) and 1100°C dry $\rm O_2$. After the $\rm O_2$ cycle, low $\rm O_2$ samples were annealed in $\rm N_2$ for 15 min at the exidation temperature. Oxide thickness was ≈1000 Å. The normalized mobility measurements of three samples with the same substrate impurity concentration are plotted in Fig. 4.12 where it can be seen that the slope of the mobility curve of the dry-exide sample with $\rm O_2$ = 1.4 × $\rm 10^{11}~cm^{-2}$ differs from the two wet-exide samples; instead of being bracketed by the other curves, it drops more slowly with gate field. The dominant scattering mechanisms involved at high fields may help to interpret these differences.




Fig. 4.12. NORMALIZED ELECTRON INVERSION-LAYER MOBILITY VS EFFECTIVE FIELD FOR DRY AND WET C $_2$ (95°C H $_2$ 0) SAMPLES.

It has been demonstrated [4.11] that the dominant mechanism is surface-roughness scattering under strong inversion; the closer the carriers are to the surface, the stronger the scattering. The oxidation process may vary the dagree of smoothness of the silicon surface. It is well known that SiO₂ has a lower growth rate in a dry O₂ ambient, which may allow the interface more time to arrange its structure with less geometrical disorder, and a smoother surface may result. Similar behavior has been observed in samples with various doming levels. These results are not sensitive to the impurity concentration but only to the average electric field in the inversion layer. The present data thus indicate that a dry O₂ ambient results in higher electron mobility under strong inversion which will be even more pronounced at lower operating temperatures.

The presence of HCl in the oxidation ambient has also been studied. A gate oxide was grown at $1000\,^{\circ}$ C in a mixture of 2 percent HCl and dry O_2 . Small amounts of HCl in oxygen increase the thermal-oxidation rate of silicon relative to that of dry oxygen [4.27]; however, this increase is very small in comparison to that of a wet O_2 arbicult. The

147

reasurements indicate that there is little difference in the mobility rolloff between dry O_2 and ECL-C. chides at high fields, which is in accordance with the assertion that surface roughness may be related to the oxidation rate.

It is interesting to note that a high-temperature R_2 anneal of one of the wet O_2 samples did not change the shape of the high-field mobility rolloff although it did reduce $Q_{\frac{1}{2}}$. It can be concluded, therefore, that the degree of surface roughness was not altered by the N_2 anneal even though the fixed oxide charge density was reduced substantially.

Mobility Variation at Eigh Fields with Crystal Orientation and Surface-Current Direction.

To investigate the effects of wafer orientation on high-field mobility, (100) and (111) samples with similar substrate resistivities and oxide charge densities were fairicated so as to avoid any possible confusion in interpreting the experimental data. The normalized mobilities of (111) and (100) orientations with $Q_{\rm f}=2.2\times10^{11}~{\rm cm}^{-2}$ and $R_{\rm A}=6.5\times10^{15}~{\rm cm}^{-3}$ are plotted in Fig. 4.13. In the high-field region, (100) mobility rolls off more slowly than does (111) mobility, and scattering caused by surface irregularities can still have a strong influence




Fig. 4.13. NORMALIZED ELECTRIC INVERSIBLIANTER ROSILIEN US EFFECTIVE FIELD FC: (1001-700 (111)-081EXXEL WARRES.


. 148

at room temperature and high fields even though phonon scattering cannot be neglected. This room-temperature data may indicate that the (10) samples are smoother than the (111) samples, which agrees well with a similar observation at low temperature (4.2°K) and high gate voltage (24 V) (4.28). It would be difficult to compare two sets of vafers with different orientations because surface preparation (such as the degree of mechanical and chemical polishing) may vary; nevertheless, the behavior in Fig. 4.13 has been observed over a wide range of substrate resistivities, which is a strong indication that the mobility behavior of the (100) samples at high fields is different from that of the (111) wafers. The experimental data obtained in this study are contrary to an earlier postulate that the effect of scattering may be less for a (111) surface than for a (100) surface as the result of effective-wass considerations (4.2). Because the (100) surface has a lower oxide growth rate and a similar high-field behavior was observed in Fig. 4.12 for slow vs fast oxidation, these results imply that the interface irregularities between Si and SiO, may be a function of the oxide growth rate. A slower oxidation process tends to produce slower mobility rolloff at high gate fields


Earlier work [4.29,4.30] has demonstrated electron mobility anisotropy on (110) silicon wafers for a given surface orientation. This intraplanar anisotropy was partially interpreted in terms of the anisotropy of the reciprocal effective wasses thermally averaged over several subbands of the valleys (4.29). The possible anisotropic effect of surface-roughness scattering on (110) wafers has been studied experimentally in this chapter. The mobility data were obtained from two MOS transistors fabricated on the same wafer, with current in the [901] and [110] directions, respectively. Substrate doping was $6 \times 10^{10} \text{ cm}^{-3}$ and Q_e was 1.14 \times 10 1 cm $^{-2}$. The two normalized mobility curves are perfectly matched over the entire range of the vertical electric field (Fig. 4.14a) although the absolute values of mobility will var: in the two surfacecurrent directions (Fig. 4.14b) because of the difference in the effective masses of the inversion-layer carriers. This behavior strongly suggests that surface roughness is isotropic in terms of direction of carrier transport.

The following additional observations should be noted:

149



Kormalized mobility



railidem to aufsv etulopak

Fig. 4.14. RUISOCSOPT OF ELECTRON INVESSIGN-LANER ROBBILITY VS EFFECTENT ELECTRIC FIELD CO (11) SUBSTRACES.

150

- Except for the difference in the Q_T value in the (110) wafer, the high-field mobility rolloff rate is similar to that of the (111) wafers. This could be related to the oxide growth rate because this growth rate on the (110) surface resembles that of the (111).
- The mobility ratio [110]/[001] is 0.8 (Fig. 4.14b) and is relatively constant over the field region of investigation. This can be compared to 0.87 predicted by the classical theory of diffused scattering with $\tau \simeq 2.2 \times 10^{-12}$ sec or to 0.76 as predicted by the classical theory of specular scattering [4.30]. In addition, over the range of impurity doping levels from 9×10^{14} to 4×10^{16} cm⁻³, this anisotropy ratio was found to be 0.805 \pm 0.01.

Mobility Variation at Righ Fields on Anisotropically Etched Surfaces

Lower mobility values on etched V-groove surfaces than those of surface devices on the (III) plane have been used in VMOS transistor modeling [4.31], and these values have been attributed to the poorer quality of the V-groove surface. No quantitative data concerning the mobilities of etched surfaces have been reported, however, although such data as a function of gate electric field and chemical etchants are essential in modeling the VMOS and TVMOS devices described in Chapter II.

The test structure in Fig. 4.15 was used to obtain this data. A highly doped N⁺ (100) starting substrate minimized the drain series resistance, and a boron-doped epitaxial layer was grown for uniform channal doping. The VMOS channel length was determined from spreading-resistance measurements of the spacing between the N⁺ source diffusion and substrate. Such chemical solutions as KOH and ethylenediamine were chosen as the anisotropic etchants.

Figure 4.16 plots the dependence of effective mobility on gate voltage $V_G - V_T$. Near the threshold voltage where the surface field is low, $\mu_{\rm max}$ is comparable on both the control and etched wafers. The difference in the magnitude of mobility becomes greater as V_G is increased. Based on the following considerations, this mobility difference at high gate voltages can be best explained by surface-roughness scattering.

151




Fig. 4.15. TEST STRUCTURE TO DETERMINE ELEC-TRON MOBILITY IN INVERSION LAYERS ON ETCHED (111) SURFACES.




Fig. 4.16. ELECTROE INVERSION-LAYER MOBILITY VS GATE VOLTAGE ON ETCHED AND NONETCHED (111) SURFACES.

152

•

- Contrary to silicon-on-sapphire wafers where the spitaxial film quality is poor, mobility reduction resulting from scattering by bulk defects is expected to be small on high-quality epitaxial films grown on single-crystal substrates. The fact that μ_{max} on the etched surfaces is comparable to that of the control wafer is direct evidence that the effect of bulk defects can be neglected because these defects are best observed at low gate fields and low-inversion electron concentrations near the onset of inversion.
- Properly cleaned waters after anisotropic etching have essentially the same oxide charge density Q_{ξ} as the non-etched wafers. In a separate experiment where C-T measurements were used to monitor any possible contamination resulting from chemical solutions on the planar (111) wafers, the difference in the Q_{ξ} values between the etched and nonetched (111) wafers was within the measurement experiment oxide-charge scattering is important also indicate that the scattering caused by charged centers is similar or both the etched and nonetched (111) surfaces.

As discussed in Section B, surface-roughness scattering becomes diminant at high fields and is less significant at low fields, and this should explain the observed behavior. Figure 4.16 indicates that the anisotropically etched silicon surface is rougher than the planar surface and that the difference in surface quality between the two chemical etchants is small.

The mobility variation with gate field can be latter observed through normalized mobilities as plotted in Fig. 4.17 where it can be seen that the V-groove surface mobilities degrade faster than those in the control device at high vertical fields. The magnitude of the difference, however, is less than 20 percent even at fields as high as $\approx 3 \times 10^5$ V/cm, which is much less than had been previously reported (4.31). Another possible implication of the observed mobility degradation caused by stronger surface-roughness scattering is that the reported lower scattering-limited velocity (4.32) compared to nonetched (111) surfaces (4.33) is partially the result of this additional surface roughness.

Figure 4.18 compares the mobilities of etched (E11) V-groove surfaces and the (100) surface plane. Over most operating voltage ranges, the planar (100) devices appear to have a 30 percent advantage over the nonplanar devices. This value may change as the ratio of \mathbb{Q}_x on the

. 153




Fig. 4.17. NORMALIZED ELECTRON INVERSION-LEYER MOBILITY VS EFFECTIVE ELECTRIC FIELD ON EICHED AND NONETCHED (111) SURFACES.




Fig. 4.18. ELECTRON INVERSION-LAYER MOSILITY US SFFEC-FIVE ELECTRIC FIELD ON ETCHED (111) AND PLANAS (100) SUPPRICES.

· 154

two surfaces is varied. Both the LDMOS and VDMOS power MOSFITS described in Chapter II can be fabricated on any silicon-crystalline orientation; however, the channel of the VMOS is constrained along an etched < 111> surface. Normally, the LDMOS and VDMOS are fabricated on < 100> material. Present data indicate that these devices will have a 31 percent advantage in mobility over that of the VMOS, and this results in lower channel resistance and higher device transconductance per unit width in the LDNOS and VDMOS structures.

Electron Accumulation-Layer Mobility

There has been considerably less work on accumulation-layer mobility than on carrier transport in inversion layers although, in recent years, depletion-mode transistors have been used extensively as load devices in MOS integrated circuits and as part of high-voltage MOS structures (see Fig. 2.1). In addition, the dependence of electron accumulation-layer mobility on the processing conditions has not been well characterized. This section describes this dependence on oxide charge density and substrate doping and discusses the observed surface anisotropy on (110) waters.

In the test structure in Fig. 4.19, N epitaxial layers were grown on p-type substrates with (100), (111), and (110) crystal orientations. The exitaxial thickness and resistivity were carefully chosen so that bulk currents would not dominate over the surface current. The structure was isolated by a p-diffusion to reduce fringing currents.




Fig. 4.19. TEST STRUCTURE TO DETERMINE ACCUMULATION-LAYER ELECTRON MOBILITY.

155

The effective accumulation-layer mobility was determined from in conductance measurements, with the device operating in the linear region $(V_{\rm DS}=50~{\rm mV})$. When the applied gate potential is such that the device is in the flatband condition (no accumulation or depletion of majority carriers at the silicon surface), the measured drain current becomes the bulk current $I_{\rm DO}$. When the applied potential is greater than flatband voltage $V_{\rm FB}$, it produces an n-type accumulation layer at the surface, and the total drain current increases. This additional current comes from the conduction of the accumulation-layer mobile electrons near the surface. For a given voltage, effective mobility $V_{\rm eff}$ can be obtained from the accumulation current defined as

$$I_{\text{accum}} = I_{D}(V_{GS}) - I_{DO}(V_{GS} = V_{FB}) = \left(\frac{W}{L}\right) \mu_{\text{eff}} Q_{S} V_{DS} \qquad (4.15)$$

where

W = MOS channel width

L = channel length

Q = total charge induced in the silicon

The flatband voltage was determined from high-frequency C-Y measurements of the MOS capacitors. To establish a direct relationship between the accumulation charge $Q_{\rm S}$ and the corresponding $V_{\rm GS}$, $V_{\rm GS}$ is first related to $Q_{\rm S}$ [4.34] as

$$v_{GS} = v_{FB} + \psi_{S} + \frac{Q_{S}}{c_{o}}$$
 (4.16)

where C is the capacitance of the gate oxide and ψ_S is the surface potential. The relationship between ψ_S and Q_S [4.35] is

$$Q_{S} = \sqrt{\frac{2qN_{DS_{SI}}}{\beta}} \left(e^{\beta \psi_{S}} - \beta \psi_{S} - 1 \right)$$
 (4.17)

where

ND = substrate doping concentration determined by C-V measurements $\epsilon_{si} = \text{permittivity of silicon}$ $\beta = \sigma/kT$

Effective mobility $\mu_{\rm eff}$ is thus obtained as a function of $V_{\rm GS}$ or $Q_{\rm S}$. As with inversion-layer mobility, a plot of accumulation-layer mobility vs average electric field $E_{\rm eff}$ in the accumulation layer may be more meaningful than plotting μ vs electric field at the silicon surface. The average field is defined as

$$E_{eff} = \frac{\int_{0}^{X_{1}} n(x) E(x) dx}{\int_{0}^{X_{1}} n(x) dx} = \frac{1/\epsilon_{si} \int_{0}^{X_{1}} n(x) \int_{c}^{X} n(x) dx dx}{Q_{g}} = \frac{1}{2} \left(\frac{Q_{s}}{\epsilon_{si}}\right)$$

(4.18)

where X, is the depth of the accumulation layer from the surface. The measurements obtained from the (111) and (109) samples with a donor concentration of $N_D = 5 \times 10^{14} \text{ cm}^{-3}$ are plotted in Fig. 4.20. Electron mobility in the accumulation layer decreases as the surface field is increased. As expected, higher oxide charge densities Q_{μ} result in lower majority-carrier mobility, and the effect of Q can be seen over a wide range of gate fields. Unlike inversion-layer mobility, however, a higher $Q_{\underline{q}}$ does not have the same degree of influence on the accumulation-layer mobility at low fields because of the difference in spatial distributions between the electron majority and minority carriers iminority carriers are generally distributed closer to the Si/SiO, interface). As the field is increased, the $Q_{\underline{f}}$ influence on both inversionand accumulation-layer mobilities is observed to be approximately the same. It should be noted that, even at low surface fields, the measured majority-carrier mobility is less than bulk mobility (*80 percent) even for low $\mathcal{Q}_{\mathfrak{g}}$. Majority-carrier mobility does not depend on the substrate. impurity concentration over the range studied from 5 imes 10 14 to 2 imes 10 15

- 157




Fig. 4.20. ACCUMULATION-LAYER ELECTRON MOBILITY VS EFFECTIVE ELECTRIC FIELD FOR (111) AND (100) SURFACES.

Electron majority-carrier mobility is compared to inversion-layer mobility in Fig. 4.21 as a function of effective field. The substrate doming level, oxide charge density, and crystalline orientation are the same for both curves. Based on this figure, the following conclusions can be reached.

- Mobility is determined primarily by the surface field rather than carrier concentration. When inversion- and accumulation-layer mobilities are plotted as a function of effective field, the difference is less than 5 percent over most regions. This difference increases, however, when the carrier concentration is used as the horizontal
- The field dependence of accumulation-layer mobility is similar to that of inversion-layer mobility in strong accumulation ($E_{\rm eff} \ge 4 \times 10^4$ V/cm). In the low field (below 3 × 10^4 V/cm) where the device is in the subthreshold region and Eq. (4.2) is no longer applicable,

· 158

3

4)

13




Fig. 4.21. ACCUMULATION- AND INVERSION-LAYER ELECTRON MOBILITIES VS EFFECTIVE FIELD.

inversion-layer mobility is expected to decrease because of the carrier-density fluctuations generated by fixed charge and interface state charges [4.16]. Majority-carrier mobility, however, increases as the field is raduced. No effect of fluctuations is expected in the accumulation layers [4.16] because screening by mobile carriers is greater at high carrier densities. Only on the depletion side of flatband does this carrier density because low enough to allow fluctuations. In addition, accurate measurement of accumulation-layer mobility in reak accumulation is difficult to obtain because of masking by bulk current.

Significant mobility anisotropy in the n-type accumulation layers in the region of strong vertical electric fields at room temperature has been observed in the (L10) samples. Figure 4.22 plots the mobilities in two surface directions [110] and [001] and their ratio as a function of effective field. The mobility ratio u[110]/u[301] differs substantially from that of the n-type inversion layers in Fig. 4.142, anisotropy is small in the low-field region and becomes more significant as the field increases. In very high fields, the mobility ratio appeaches that of the inversion layers.

159




Fig. 4.22. ACCUMULATION-LAYER ELECTFON-HOBILITY ANI-SOTROPY IN (110) WAFERS.

This behavior in the accumulation layer is similar to the experimental inversion-layer data over a comparable range of surface fields at at lower temperature (4.29). As in inversity layers, the electric-quantization effects in narrow channels of the accumulation layers have been investigated [4.36,4.37]. These effects are not amperted to be significant in low surface fields because of the wide spatial distribution of accumulated carriers, which is quite different from the inverted mobile carriers; they become more important, however, when the carriers are confined in a narrower channel (or potential well) at high fields. Stern and Howard [4.38] reported that electron-mobility anisotropy is expected on the quantized (110) silicon surface and, at room temperature, it may be interpreted in terms of effective-mass anisotropy calculated from the Stern-Howard formula for two-dimensional carriers.

The accumulation-layer mobility data presented in this section are key factors in the calculation of the deplation-make con-resistance of the power MOSFETS introduced in Chapter II (such as in Eq. (2.13)). Because the data available in the literature relate only to a

- 160

single-crystal orientation and a single substrate doring concentration, these additional measurements should be useful not only for power MOSFFTs but also for small-geometry devices.

F. Summary

This chapter has presented an extensive set of experimental measurements of electron inversion and accumulation-layer mobility which is vital to the successful modeling of the on-resistance and I-V characteristics of the power MOSFETS described in Chapter II. Empirical relationships were developed to predict effective mobility as a function of oxide charge densities and vertical electric fields at low drain voltages. It has been demonstrated that slower oxidation processes [dry vs wet O₂ and (100) vs (111)] result in a smoother Si/SiO₂ interface and, as a result, slower mobility rolloff under strong vertical fields; this observation also apparently applies to anisotropically etched vs nonetched silicon surfaces, where the nonetched surfaces exhibit a slower high-field mobility rolloff. The implications of these results include opportunities for the optimization of device structures and fabrication technologies as both move toward their ultimate limits.

161

ì

Chaster V

THE RESURF STRUCTURE AND ITS APPLICATIONS TO LDWDS TRANSISTORS

Interest in integrated circuits, especially in MOS transistors operating at high voltage, has increased steadily because they have made possible a very substantial reduction in system costs. Various techniques have been applied to combine high-performance logic circuits with high-voltage transistors, such as the CMOS combined with the DMOS [5.1], silicon-on-sapphire SOS/MOS structures [5.2], and diffused self-aligned (DSA) [5.3] or double-implanted DIMOS [5.4] devices.

To achieve high breakdown voltages, the basic objective is to reduce the surface field so that avalanche occurs only in the bulk. The breakdown mechanisms for vertical power MOSPET's and various junction—termination techniques to minimize the surface effects and to increase the radius of junction curvature have been discussed in Chapter III.

This chapter focuses on methods for increasing the breakdown voltage of lateral MOSPETs, particularly the LDMOS.

The LDMOS is attractive for integrated-circuit applications because all three terminals (source, gate, and drain) are located on the topside surface. The drain of the vertical devices, however, is normally the substrate, and a separate diffusion is required, therefore, to make surface contact to the substrate. This will increase either the drain resistance or chip area, which causes the vertical devices to appear less attractive in monolithic circuits.

A recently developed field-shaping technique called RESURF (REDuced SURface Field) [5.5] and its principle of operation are described in Section A. Its application to the LDMOS is discussed in Section B and has resulted in transistor breakdown voltages in excess of the planar-junction limit. Variations of the basic RESURF LDMOS are investigated in Section C in an attempt to minimize on-resistance.

A. RESURF Structure and Principle of Operation

1. - Description

The basic RESURF structure (Fig. 5.1) consists of a PN junction formed by a thin N-type epitaxial layer deposited on a 3 substrate and

- 163